

PCTWORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁵ : H01L 31/00, 23/06, 23/10, 23/12, 23/30, 23/36	A1	(11) International Publication Number: WO 94/18707
		(43) International Publication Date: 18 August 1994 (18.08.94)

(21) International Application Number: PCT/US94/00829

(22) International Filing Date: 24 January 1994 (24.01.94)

(30) Priority Data:
08/013,391 4 February 1993 (04.02.93) US

(71) Applicant: MOTOROLA, INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).

(72) Inventors: JUSKEY, Frank, J.; 4103 N.W. 69 Terrace, Coral Springs, FL 33065 (US). SUPPELSA, Anthony, B.; 1839 N.W. 88 Way, Coral Springs, FL 33071 (US).

(74) Agents: DORINSKI, Dale, W. et al.; Motorola, Inc., Patent Dept., 8000 West Sunrise Boulevard, Fort Lauderdale, FL 33322 (US).


(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published
With international search report.

(54) Title: THERMALLY CONDUCTIVE INTEGRATED CIRCUIT PACKAGE WITH RADIO FREQUENCY SHIELDING

(57) Abstract

A semiconductor device package comprises a substrate (10), a flip-chip (16), an underfill adhesive (25), and a thermally and electrically conductive plastic material (20). A leadless circuit carrying substrate has a metallization pattern (13) on a first side (15), one portion of the metallization pattern being a circuit ground (17). The second side has an array of surface mount solder pads (24) electrically connected to the metallization pattern by means of at least one conductive via (26) through the substrate. A semiconductor device (16) is flip-chip mounted to the metallization pattern by means of metal bumps (22). An underfill adhesive (25) fills the gap between the semiconductor device and the substrate. A thermally and electrically conductive plastic material (20) containing metal particles is transfer molded to encapsulate the semiconductor device, the underfill adhesive, and a portion of the first side of the leadless circuit carrying substrate, forming a cover. The conductive plastic material is electrically connected to the circuit ground to shield the semiconductor device from radio frequency energy, and is mechanically attached to the semiconductor device to dissipate heat. Fins (28) may be molded into the conductive plastic material to further enhance the ability to dissipate heat.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

THERMALLY CONDUCTIVE INTEGRATED CIRCUIT PACKAGE WITH RADIO FREQUENCY SHIELDING

5

Cross Reference to Related Applications

This application is related to U.S. Patent No. 5,153,379 issued October 6, 1992, by Guzik et al., entitled "Shielded Low-Profile Electronic
10 Component Assembly," and to U.S. Patent No. 5,241,133 issued August 31, 1993, by Mullen et al., entitled "Leadless Pad Array Chip Carrier," and also to U.S. Patent Application Serial Number 650,326, filed January 31, 1991, which relates to an encapsulated semiconductor device coated with a vacuum deposited metal layer, all assigned to Motorola, Inc.

15

Technical Field

This invention relates generally to semiconductor device packages and more specifically to thermally conductive radio frequency shielded semiconductor device packages.

20

Background

Semiconductor device packages or integrated circuit (IC) chip carriers find use in a variety of high-density electronics applications. The integrated circuits or semiconductor devices are typically protected from
25 the external environment by transfer molding a thermoset or thermoplastic resin about the device. This package provides protection from dust, humidity and other environmental factors which can destroy the delicate circuitry.

A major problem associated with these types of packages is that they
30 do not provide shielding from electromagnetic radiation, such as radio frequency interference (RFI) or electromagnetic interference (EMI). This ability to shield high-frequency circuits, especially in electronic equipment such as two-way radios, is critical. Conventional shielding systems are generally characterized by a metallic enclosure constructed to surround
35 the device to be shielded. This enclosure acts either to protect the electrical equipment from external RFI or EMI signals or to prevent the escape of RFI or EMI signals generated by the device. Typically, these shielded enclosures are made from a conductive material that is electrically coupled

to an appropriate ground. In the prior art, shielded enclosures have been made by attaching a drawn metallic casing over the transfer molded package and soldering the metal casing to a substrate connected to the device. Unfortunately, this method of shielding is costly and cumbersome because of:

A) High temperatures generated during the soldering process for attaching the metal shield to the device. Heat generated by the soldering process may be conducted directly to the IC and can damage it. Due care is required in order to control the soldering process to prevent jeopardizing the quality of the IC.

B) The additional thickness or bulk required when adding a metal enclosure. The increase in the overall size of the shielded package is substantial, due to the additional thickness of the shield. This results in a package that is larger than optimum.

C) The additional cost associated with the soldering operation. The step of soldering the shield requires additional assembly time and labor, adding further cost to the final package. Providing shielding for integrated circuits in this way requires special mounting and holding fixtures for the shield and the IC package.

Conventional shielded systems also do not provide for dissipation of thermal energy generated by the device. Numerous methods of heat sinking are known in the art, and generally comprise attaching a metal heat sink to the IC package. This approach is not optimal because thermal energy must still travel through the insulating plastic molding compound prior to reaching the metal heat sink. Radio Frequency (RF) power ICs such as amplifiers present special shielding and thermal dissipation problems that are not addressed by the conventional art.

As a result, a need exists for a method to provide RFI shielding and enhanced thermal conductivity to a high-density integrated circuit package that is economical, does not generate excessive temperatures, and provides a low-profile, high-density package.

Summary of the Invention

Briefly, according to the invention, there is provided a semiconductor device package comprising a substrate, a flip-chip, an underfill adhesive, and a thermally and electrically conductive plastic material. A leadless circuit carrying substrate has a metallization pattern on a first side, one portion of the metallization pattern being a circuit ground. The other side

of the substrate has an array of surface mount solder pads electrically connected to the metallization pattern by means of at least one via or through-hole. A semiconductor device is flip-chip mounted to the metallization pattern by means of metal bumps. An underfill adhesive fills the gap between the semiconductor device and the substrate. A thermally and electrically conductive plastic material is transfer molded to encapsulate the semiconductor device, the underfill adhesive, and a portion of the first side of the substrate, forming a cover. The conductive plastic material is electrically connected to the circuit ground to shield the semiconductor device from radio frequency energy, and is mechanically attached to the semiconductor device to dissipate heat.

In an alternate embodiment of the invention, thermally conductive fins are molded into the thermally and electrically conductive plastic material to provide enhanced heat dissipation.

Brief Description of the Drawings

FIG. 1 is a cut-away isometric view of an integrated circuit package in accordance with the invention.

FIG. 2 is a partial cross-sectional view of FIG. 1 through section 2-2 in accordance with the invention.

FIG. 3 is a cross-sectional view of an alternate embodiment of the invention.

FIG. 4 is a cross-sectional view of a further embodiment of the invention.

FIG. 5 is a cross-sectional view of an alternate embodiment of the invention.

FIG. 6 is a block diagram of a radio in accordance with the invention.

Detailed Description of the Preferred Embodiments

While the specification concludes with claims defining the features of the invention that are regarded as novel, it is believed that the invention will be better understood from a consideration of the following description in conjunction with the drawing figures, in which like reference numerals are carried forward.

Referring now to FIG. 1, a substrate 10 is provided as a circuit carrier. The substrate may be made from any one of a number of materials commonly used in the industry, such as epoxy, polyester, polyimide,

polyetherimide, polytetrafluoroethylene, glass-reinforced printed circuit board material, metal, ceramic, etc., and may be rigid or flexible.

Substrate thicknesses vary from approximately 0.02 mm to 7 mm, with thicknesses ranging from 0.1 mm to 2 mm being preferred. The substrate

5 10 has a metallization pattern 13 on an upper or first side 15. The metallization pattern 13 comprises bonding pads 12 that correspond to bond pads on an integrated circuit (IC) 16. One portion of the metallization pattern 13 is a grounding pad 17 that comprises a circuit ground.

Referring now to FIG. 2, on a second side of the substrate 10 is a co-
10 planar array of surface mount solder pads 24. The bonding pads 12 are electrically connected to the surface mount solder pads 24 by means of conductive through holes 26. The solder pads 24 comprise an attachment means for surface mounting the semiconductor device package 5 to a
15 larger substrate such as a mother board. Surface mounting technology using surface mount pads is well known to those skilled in the art and is also referred to as leadless technology. Hence, the semiconductor device package 5 may also be referred to as a leadless package. Solder bumps 23 may be optionally attached to the solder pads 24 in order to provide ease of
20 soldering the package to a larger substrate or circuit board. In another embodiment of the invention, pins 18 may be attached to the solder pads 24 so as to form a leaded package, or the solder pads could be replaced with pins that fit into holes in the substrate, and are electrically connected to the metallization pattern 13. Such packages would then have an array of pins
25 18 protruding below the surface of the substrate 10, forming a pin grid array (PGA) package.

An IC 16, such as a semiconductor die or chip, is flip-chip bonded to the bonding pads 12 and the substrate 10. This mechanical and electrical attachment to the metallization pattern 13 is typically performed by means of metal bumps 22. The metal bumps 22 are typically solder bumps and the
30 IC 16 is attached using controlled-collapse-chip-connection (C4) technology. The metal bumps may comprise solder or may also be other materials such as gold, indium, tin, lead, or alloys of these materials. When the IC 16 is flip-chip bonded to the substrate 10, the active surface of the IC is facing the substrate. There now exists a small gap or space
35 between the IC 16 and the upper surface 15 of the substrate 10. This gap is filled with an underfill material 25 in order to provide a more robust mechanical connection between the IC and the substrate, and to provide environmental protection and electrical isolation to the active surface of the

IC. The underfill material 25 is typically an adhesive, such as an epoxy or an acrylic and has a thermal coefficient of expansion that approximates that of the die and /or the substrate. Examples of underfill materials have been shown in the literature.

5 The assembly is now encapsulated by placing it into a transfer molding cavity and transfer molding a thermoplastic or thermoset molding compound 20. During this operation, the molding compound 20 flows around the IC 16, encapsulating it. The molding compound 20 also encapsulates the underfill material 25 and covers portions or substantially
10 all of the upper surface 15 of the substrate 10. Molding compound 20 comprises a thermally and electrically conductive material, such as an epoxy, having at least one filler, for example, a metallic element or alloy, which substantially contributes to the thermal and electrical conductive properties of the molding compound. The molding compound 20 is
15 typically filled to approximately 70% to 75% with copper, aluminum, nickel, gold, silver, or similar type materials to provide electrical and thermal conductivity. Suitable encapsulating materials are sold by Nitto, Sumitomo (1033-B), Nippon Steel, Shinetsu, Ciba-Geigy, Hitachi (EN 4274, or EN 4072), Dexter-Hysol, Dow Chemical, or Shell Chemical.

20 The molding compound 20 is situated on the upper surface 15 of the substrate 10 such that it provides electrical and mechanical contact to the ground pad 17 and the back surface of the IC 16, which is frequently grounded. As shown in FIGs. 2 and 3, ground pad 17 is also electrically connected by means of a conductive through hole or via 21 to a surface
25 mount solder pad 24 on the bottom side of the substrate 10. In this way, the electrically conductive molding compound 20 now forms not only a cover for the IC 16, but also provides an EMI/RFI shield around the IC in order to form a shielded package. By shielding the package in this manner, external metal shields, as taught in the prior art, are no longer necessary.
30 This solves the problems of the prior art, such as high temperatures transmitted to the IC during the shield attachment process and the additional thickness or bulk associated with the shield.

Because the molding compound 20 contains a high amount of metal filler, it is also thermally conductive. The intimate contact between the
35 molding compound 20 and the IC 16 provides a good thermal path to dissipate heat from the IC. Prior art packages encapsulated the IC 16 with unfilled molding compound which comprised a thermal insulator. The

package of the instant invention provides improved thermal management of the IC 16.

Referring now to FIG. 3, it may be seen that the molding material 20 can be also formed to provide increased surface area on the top of the package. Features such as fins or protrusions 28 may be molded directly into the molding compound 20 during the transfer molding operation. Fins 28 provide increased surface area in the top of the package that serves to further enhance the heat-sinking capability of the package 5. FIG. 3 shows just one of many configurations that the fins 28 may assume. Other types of configurations that enhance the surface area of the top of the package 5 could provide equivalent thermal performance.

Referring now to FIG. 4, it may be seen that a conventional heat sink 29 such as a cast, stamped, or extruded metal structure may be attached to the top of package 5. Heat sink 29 is typically attached by means of a thermally-conductive material 27, such as thermal grease or solder. Because the overmold compound 20 has a high amount of metallic filler, the metal heat sink 29 can be soldered or welded directly to the molding compound 20.

In a further embodiment of the invention, the electronic package as described herein may find particular use in portable communications applications. Referring to FIG. 6, the RF shielded thermally conductive integrated circuit package 5 of the present invention is utilized in a radio 30 comprising any well-known radio, such as portable two-way radios manufactured by Motorola Inc., which may operate in either receive or transmit modes. The radio 30 includes a receiver section 31 and a transmitter section 32 which comprise means for communicating, that is, transmitting or receiving communication signals for the radio.

In the receive mode, the portable radio 30 receives a communication signal via an antenna 33. A transmit /receive (T/R) switch 34 couples the received communication signal to the receiver 31. The receiver 31 receives and demodulates the received communications signal and presents its audio component to a speaker 36. It may be appreciated by one of ordinary skill in the art that other functions not herein described may be provided by any suitable means, including a controller means (not shown), which controls the entire operation of the radio 30.

In the transmit mode, audio messages are coupled from a microphone 37, where they are used to modulate a carrier signal as is well known in the art. The modulated carrier signal is then applied to the

antenna 33 through the T/R switch 34 for transmission of the communication signal. It may be appreciated that the RF shielded thermally conductive integrated circuit package 5, according to the principals of the present invention, may be utilized in suitable sections of the transmitter or receiver sections 32 and 31, respectively.

In summary, a monolithic integrated circuit package is formed, comprising a thermally and electrically conductive epoxy that encapsulates at least one semiconductor device or integrated circuit in order to reduce the transfer of unwanted radio frequency energy into or out of the semiconductor package. In addition, the thermally-conductive material provides enhanced heat sinking capability in order to provide an improved package for flip-chip mounting of power RF die. The electrically-conductive molded compound is electrically coupled to a point on the circuit substrate corresponding to a ground plane and forms an RF shield without subjecting the IC to excessive heat. Fins or other projections may be easily molded into the thermally and electrically conductive molding compound in order to provide improved cooling.

While the preferred embodiments of the invention have been illustrated and described, it will be clear that the invention is not so limited. Numerous modifications, changes, variations, substitutions and equivalents will occur to those skilled in the art without departing from the spirit and scope of the present invention as defined by the appended claims.

What is claimed is:

Claims

1. A semiconductor device package, comprising:
a leadless circuit carrying substrate having two opposed sides, a first
5 side having a metallization pattern, one portion of the metallization pattern
being a circuit ground, and a second side having a substantially coplanar
array of surface mount solder pads, the metallization pattern being
electrically connected to the surface mount solder pads by means of at least
one conductive via through the leadless circuit carrying substrate;
10 an integrated circuit die flip-chip mounted on the metallization
pattern and the first side of the leadless circuit carrying substrate;
an underfill adhesive between the integrated circuit die and the first
side of the leadless circuit carrying substrate; and
a thermally and electrically conductive plastic material transfer
15 molded to form a cover and encapsulating the integrated circuit die and a
portion of the first side of the leadless circuit carrying substrate, the
conductive plastic material electrically coupled to the circuit ground and
forming a radio frequency energy shield about the integrated circuit die,
and mechanically coupled to the integrated circuit die, forming a heat sink
20 to dissipate heat from the die.
2. The semiconductor device package of claim 1, wherein the cover
is smaller than the leadless circuit carrying substrate, thereby exposing a
portion of the first side of the leadless circuit carrying substrate about a
25 perimeter of the cover.
3. The semiconductor device package of claim 1, wherein the
thermally and electrically conductive plastic material comprises a
thermoset resin filled with metal.
30
4. The semiconductor device package of claim 1, wherein the
leadless circuit carrying substrate is a flexible film selected from the group
consisting of polyimide, polyester, or polyetherimide.
- 35 5. The semiconductor device package of claim 1, wherein the
surface mount solder pads are bumped with solder.

6. The semiconductor device package of claim 1, further comprising metal pins attached to the surface mount solder pads.

7. A thermally conductive integrated circuit package with radio frequency shielding, comprising:

5 a printed circuit substrate having two opposed sides, a first side having a metallization pattern, one portion of the metallization pattern being a circuit ground, and a second side having a substantially coplanar array of surface mount solder pads, the metallization pattern being electrically connected to the surface mount solder pads by means of at least one conductive via through the leadless circuit carrying substrate;

10 an integrated circuit die flip-chip mounted on the metallization pattern and the first side of the printed circuit substrate by means of metal bumps;

an underfill adhesive between the integrated circuit die and the first side of the printed circuit substrate; and

15 a plastic material filled with metal particles transfer molded to encapsulate and form a cover for the integrated circuit die and a portion of the first side of the printed circuit substrate wherein a portion of the first side of the printed circuit substrate about a perimeter of the cover is revealed, the cover electrically coupled to the circuit ground to shield the integrated circuit die from radio frequency energy, and mechanically
20 coupled to the integrated circuit die to dissipate heat from the die.

8. The thermally conductive integrated circuit package of claim 7, wherein the cover has fins molded into an upper surface.

25 9. The thermally conductive integrated circuit package of claim 7, further comprising solder bumps on the surface mount solder pads.

10. An electronic component assembly, comprising:
an electronic component having a plurality of terminals;
an electronic component carrier including a substrate having first
and second opposed major surfaces, and a conductive pattern on the first
5 major surface for receiving the electronic component, and at least one
ground pad on the same major surface as the conductive pattern;
the electronic component flip-chip bonded to the conductive pattern of
said electronic component carrier;
an underfill adhesive between the electronic component and the first
10 major surface; and
a thermally and electrically conductive plastic material transfer
molded to form a cover and encapsulate the electronic component and a
portion of the first major surface, the conductive plastic material
electrically coupled to the ground pad to provide a shield for substantially
15 reducing the ingress or egress of radio frequency signals through the
cover, and mechanically coupled to the electronic component to dissipate
heat from the electronic component.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG.5





FIG. 6



30

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US94/00829

A. CLASSIFICATION OF SUBJECT MATTER

IPC(5) : Please See Extra Sheet.

US CL : 257/787, 778, 659, 786, 792, 796, 795; 174/35

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 257/787, 778, 659, 786, 792, 796, 795; 174/35

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

APS

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y, P	US, A, 5,218,234 (THOMPSON ET AL.) 08 June 1993, col. 2, line 38 to col. 3, line 57, col. 3, line 62 to col. 4, line 38.	1- 10
Y	US, A 4,177,480 (HINTZMANN ET AL.) 04 December 1979, col. 3, lines 21-59, col. 4. lines 36-45, col. 5, lines 3-7.	1-10
Y	US, A, 3,564,109 (RUECHARDT) 16 February 1971, col. 1, line 35 to col. 2, line 4.	3, 8
Y	US, A, 2,967,984 (JAMISON) 10 January 1961, col. 2, lines 48-60.	3, 8



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:	* T	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
* A* document defining the general state of the art which is not considered to be part of particular relevance	* X*	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
* E* earlier document published on or after the international filing date	* Y*	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
* L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	* &*	documents member of the same patent family
* O* document referring to an oral disclosure, use, exhibition or other means		
* P* document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search

25 March 1994

Date of mailing of the international search report

14 APR 1994

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Facsimile No. NOT APPLICABLE

Authorized officer

for TERESA ARROYO

Telephone No. (703) 308-0956

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US94/00829

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US, A, 5,166,772 (SOLDNER ET AL.) 24 November 1992, col. 2, line 61 to col. 3, line 64, col. 4. lines 11-18.	4
Y	US, A, 4,825,284 (SOGA ET AL.) 25 April 1989, col. 5, line 60 to col. 6, line 12.	9
A	US, A, 4,811,081 (LYDEN) 07 March 1989, figures 5 and 9.	1-10
A	US, A, 5,175,613 (BARKER, III ET AL.) 29 December 1992, figure 2.	1-10
A	US, A, 5,153,385 (JUSKEY ET AL.) 06 October 1992, figures 1 and 2.	1-10

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US94/00829

A. CLASSIFICATION OF SUBJECT MATTER:
IPC (5):

H01L 31/00, 23/06, 23/10, 23/12, 23/30, 23/36